High Performance and Low Power Modified Radix-2 FFT Architecture For High Rate WPAN Application
نویسنده
چکیده
This paper presents a high speed and low complexity modified radix-2 512-point Fast Fourier transform (FFT) architecture using an eight data-path pipelined approach for high rate wireless personal area network applications. A novel modified radix-2 FFT algorithm that reduces the hardware complexity is proposed. This method can reduce the number of complex multiplications and the size of the twiddle factor memory. It also uses a complex constant multiplier instead of a complex Booth multiplier. The results demonstrate that the total gate count of the proposed FFT architecture is17201. Furthermore the highest throughput rate is up to 2.4GS/s at 300MH. KeywordsFast Fourier transform (FFT), modified radix-2, orthogonal frequency-division multiplexing (OFDM), wireless personal area network (WPAN)
منابع مشابه
A high-speed low-complexity modified radix-25 FFT processor for gigabit WPAN applications
Abstract— In this paper, we present a novel modified radix-2 algorithm for 512-point fast Fourier transform (FFT) computation and high-speed eight-parallel data-path architecture for multi-gigabit wireless personal area network (WPAN) systems. The proposed FFT processor can provide a high data throughput and low hardware complexity by using eight-parallel data-path and multi-path delay-feedback...
متن کاملA Study on High Performance Split Radix FFT
43 Abstract— A high performance hardware FFT have numerous application in instrumentation and communication systems. It describes new parallel FFT architecture which combines the split-radix algorithm with a constant geometry interconnect structure. The split-radix algorithm knows to have lower multiplicative complexity than both radix-2 as well as radix-4 algorithm. The split-radix algorithm...
متن کاملDesign of Low Power High Performance 16-point 2-parallel Pipelined Fft Architecture
In this paper, we proposed a low power high performance 16-point 2-parallel pipelined FFT architecture with the use of various low power functional block implementation techniques. This paper presents the techniques to minimize the power consumption of the FFT architecture by reducing number of functional blocks used to implement the FFT processor. The FFT is employed by the modified radix-4 al...
متن کاملLow - Power Split - Radix Fft Processors
To design a split radix fast Fourier transform is an ideal person for the implementing of a low-power FFT processor, because it has the lowest number of arithmetic operations among all the FFT algorithms. In the design of such processor, an efficient addressing scheme for FFT data as well as twiddle factors is required. The signal flow of SRFFT is the same as a redix-2 FF, and conventional addr...
متن کاملVlsi Implementation and Performance Analysis of Efficient Mixed-radix 8-2 Fft Algorithm with Bit Reversal for the Output Sequences
In recent years, as a result of advancing VLSI technology, OFDM has received a great deal of attention and been adopted in many new generation wideband data communication systems such as IEEE 802.11a, HiPerLAN/2,digital audio/video broadcasting (DAB/DVB-T) and asymmetric digital subscriber line (ADSL), very high speed digital subscriber line (VDSL) in wireless and wired communications, respecti...
متن کامل